By Topic

Manufacturing optimization of shallow trench isolation for advanced CMOS logic technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Speranza, T. ; IBM Corp., Essex Junction, VT, USA ; Yutong Wu ; Fisch, E. ; Slinkman, J.
more authors

As VLSI technologies were scaled below 0.25 μm, the semi-recessed thermal oxide (SROX) that was used for device isolation became inadequate. What replaced SROX isolation throughout the industry was pioneered by IBM and is referred to as shallow trench isolation (STI). STI accommodates much smaller design dimensions, but presents new process integration and control challenges. Performance, cost and complexity must be balanced to determine the most effective STI process. This paper discusses process control and manufacturing optimization of IBM's second-generation STI process. Film control details are discussed in the context of process variability. The elimination of several yield-limiting defect mechanisms such as micro-masking and seams is discussed in detail. In addition, corner treatment is discussed along with its impact on actual FET device characteristics

Published in:

Advanced Semiconductor Manufacturing Conference, 2001 IEEE/SEMI

Date of Conference: