By Topic

Impact of CMOS processing steps on the drain current kink of NMOSFETs at liquid helium temperature

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Simoen, E. ; IMEC, Leuven, Belgium ; Claeys, C.

The impact of certain CMOS processing steps on the drain current kink in nMOSFETs fabricated in a 0.7-μm technology and operated at liquid helium temperatures (LHTs) is investigated, The kink is successfully suppressed when implementing a lightly-doped drain (LDD) or a p-well, while the application of a threshold voltage adjust implantation has a more subtle effect. In order to understand the observations in more detail the impact ionization rate in the different splits is analyzed, whereby particular efforts are spent to accurately determine the saturation drain voltage VDSAT from the 4.2 K output characteristics. An optimized method based on the extrapolation of the output resistance yields consistent data and a critical field for inversion layer velocity saturation of (1.2±0.1)×104 V/cm at 4.2 K. It is finally demonstrated that a high-energy room-temperature proton irradiation has a qualitatively similar beneficial effect on the kink as the use of an LDD, for example

Published in:

Electron Devices, IEEE Transactions on  (Volume:48 ,  Issue: 6 )