By Topic

An implementation of parallel dynamic load balancing for adaptive computing in VLSI device simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Yiming Li ; Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Cheng-Kai Chen ; Shui-Sheng Lin ; Tien-Sheng Chao
more authors

A new parallel semiconductor device simulation using the dynamic load balancing approach is presented. This semiconductor device simulation based on adaptive finite volume error estimation, and monotone iterative methods has been developed and implemented on a Linux-cluster with MPI library. Two different parallel versions of the algorithm to perform a complete device simulation are proposed. The first one is a dynamic parallel domain decomposition approach. The second version is a parallel current-voltage characteristic points simulation. The implementation shows that a well-designed load balancing simulation can reduce the execution time up to an order of magnitude. Compared with the measured data, numerical simulations on P-N diode, N-MOSFET, and DTMOS devices are presented to show the accuracy and efficiency of the method

Published in:

Parallel and Distributed Processing Symposium., Proceedings 15th International

Date of Conference:

Apr 2001