By Topic

Multiple-valued static CMOS memory cell

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Cilingiroglu, U. ; Dept. of Electron. & Commun. Eng., Istanbul Tech. Univ., Turkey ; Ozelci, Y.

The conventional flip-flop core is generalized to multistability in full static CMOS without compromising the standard binary CMOS features such as ratioless device sizing, negligible static power consumption, and wide noise margins. The proposed multiple-level cell is built with eight devices for three-level operation and necessitates four more devices for each additional level. It can be arranged with a proper address scheme to function as a RAM cell, D-latch, or synaptic memory. Experimental work verifies four-level operation with 3-V supply. Simulations indicate the possibility of six-level storage in 5-V operation. The cell retains noise margins one threshold voltage wide even at such high-level operation. This is made possible by exploiting the dynamic hysteresis associated with the transfer characteristic of an inverter operating with very low rail-to-rail voltage

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:48 ,  Issue: 3 )