Cart (Loading....) | Create Account
Close category search window
 

Design and FPGA implementation of orthonormal inverse discrete wavelet transforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Nibouche, M. ; Sch. of Comput. Sci., Queen''s Univ., Belfast, UK ; Bouridane, A. ; Nibouche, O. ; Belatreche, A.

FPGA technology offers the potential for low cost and high performance for certain applications, including signal and image processing. Although the programming model which FPGA typically present to application developers is prohibitively low level, they are good target devices for rapid prototyping. The purpose of this paper is to present a novel bit-serial structure dedicated to inverse discrete wavelet transforms based on time-interleaved FIR filters. To overcome the problem of wait cycles within the structure, a second line of bit adders is provided. This allows the structure to use additional “dummy” cycles to deal with additional bits. The proposed structure is modular and scalable, which allows a bit-level parameterisation. To assess the effectiveness of the approach the design has been implemented efficiently on the Xilinx 4000 series FPGA

Published in:

Wireless Communications, 2001. (SPAWC '01). 2001 IEEE Third Workshop on Signal Processing Advances in

Date of Conference:

2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.