By Topic

An efficient adiabatic charge-recovery logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Varga, L. ; Dept. of Electron. Devices, Budapest Tech. Univ., Hungary ; Kovacs, F. ; Hosszu, G.

We propose a novel dual-rail energy efficient adiabatic charge recovery logic. We completely eliminate nonadiabatic loss during the charge phase, but allow partial reversibility only at nodes with small capacitance, in order to keep the reversibility overhead low. We apply transistor size optimization for a given frequency to alleviate the problem of increasing energy loss at higher operating frequencies. In the case of the nodes with high capacitance, a recovery path is introduced to provide complete charge recovery. The simulation on test circuits with the threshold voltage of 0.8 V showed 34% power reduction on average with complete recovery over the already optimally sized circuit

Published in:

SoutheastCon 2001. Proceedings. IEEE

Date of Conference:

2001