Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Low power techniques for flash memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Canegallo, R. ; Innovative Syst. Design Group, STMicroelectron., Milan, Italy ; Dozza, D. ; Guerrieri, R.

Low power digital techniques to reduce power dissipation during write operations are implemented in 3V-only, 1M cells, NOR-flash memory. The test chip is fabricated in 0.5 μm, 3-metal, triple-cell CMOS technology. Measurement results show that these methods combined with conventional low current programming algorithms allow a reduction in power consumption of 40% with a 20% reduction of overhead in total chip area

Published in:

Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on  (Volume:4 )

Date of Conference:

6-9 May 2001