By Topic

Automatic verification of instruction set simulation using synchronized state comparison

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Glamm, B. ; Dept. of Electr. Eng., Minnesota Univ., Minneapolis, MN, USA ; Lilja, D.J.

Instruction-level simulation is the basis for much research in computer architecture. Typically, the simulators used for this type of research are verified by comparing the outputs of a simulated benchmark program and the outputs of the same program when run on a real machine - the simulator is “verified” if the outputs are the same. In the case of some benchmark programs, however it is possible that significant fractions of the benchmark would not be executed due to minor differences or errors in the simulator, which would limit the usefulness of the results of the simulations. This paper presents a novel method for verifying instruction-level simulators via step-by-step register state comparison to a hardware implementation. A description of a sample implementation of this verification method is presented, along with a discussion of specific implementation issues. The verification speed of 1000-5000 instructions per second on a 300 MHz MIPS R12000 is a concern, but possible ways to address this limitation are described

Published in:

Simulation Symposium, 2001. Proceedings. 34th Annual

Date of Conference: