Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). We apologize for the inconvenience.
By Topic

Grouped input power sensitive transition an input sequence compaction technique for power estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Heng-Liang Huang ; Dept. of Electr. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Yeong-Ren Chen ; Jing-Yang Jou ; Wen-Zen Shen,

To obtain accurate power estimation, which plays an important role in low power digital CMOS circuit design, a long input sequence is inevitable and it leads to an exhaustive simulation. In this paper, an effective technique is presented, based on a new model designated as the input PST (Power Sensitive Transition) to compact the input sequence. According to this model, the inputs are divided into several bit-groups such that the inputs in a bit-group an with similar PSTIV (PST Importance Value). According to the GIPST (Grouped Input PST) combination, the original input sequence is divided into several subsets with smaller variances. A compact sequence is then generated by randomly sampling from each subset with probability proportional to the subset size. As the experimental results demonstrate, the proposed technique does outperform the conventional compaction method based on the Hamming distance. Especially for the circuits with control inputs, the proposed method can have over 300% reduction in estimation error

Published in:

Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on  (Volume:5 )

Date of Conference:

2001