Cart (Loading....) | Create Account
Close category search window

An efficient balanced truncation realization algorithm for interconnect model order reduction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dian Zhou ; Dept. of Electr. Eng., Texas Univ., Richardson, TX, USA ; Li, W. ; Wei Cai ; Guo, N.

This paper presents an efficient model order reduction method for VLSI interconnect that is based on balanced truncation realization. Our scheme uses both predominant controllability and observability spaces, and shows that there is no need to solve the whole Lyapunov equation for controllability and observability grammians before obtaining approximation to their predominant spaces. The linear order reduction algorithm can be achieved by extending the O(n) Krylov Subspace Oblique Projection method

Published in:

Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on  (Volume:5 )

Date of Conference:


Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.