Cart (Loading....) | Create Account
Close category search window

A statistical methodology for the design of high-performance current steering DAC's

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Crippa, P. ; Dipt. di Elettronica e Autom., Ancona Univ., Italy ; Conti, M. ; Turchetti, C.

Random device variations are a key factor limiting the performances of high-resolution CMOS current steering D/A converters. In this paper a novel design methodology based on statistical modeling of MOS drain current has been developed. This technique requires firstly an estimation of mean value and autocorrelation function of a single stochastic process, which all the process/device variations are lumped in. Then a behavioral model of D/A converters has been developed. Finally, the statistical simulation of static performances (DNL and INL) has been carried out for different DAC architectures

Published in:

Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on  (Volume:5 )

Date of Conference:


Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.