By Topic

SiGe HMOSFET differential pair

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Michelakisy, K. ; Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci., Technol. & Med., London, UK ; Despotopoulos, S. ; Badcock, S.G. ; Papavassiliou, C.
more authors

A SiGe HMOSFET can be engineered to provide enhanced linearity in its output current-voltage characteristics. The additional linearity can he exploited in the design of more linear analogue circuits like the differential pair presented here. From the TCAD data of such a structure, the BSIM3v3 model of the transistor was extracted and simulation results were obtained for the performance of a differential pair. At the specified power of 1.25 mW the input range of the SiGe differential pair at which the percent nonlinearity is below 1%, is roughly twice that of its Si counterpart. Additionally the SiGe circuit is more power efficient since an increase of the power consumption from 1 mW to 1.25 mW accounts for an improvement of about 40% in its input range, as compared to only 10% for Si

Published in:

Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on  (Volume:1 )

Date of Conference:

6-9 May 2001