Skip to Main Content
This paper presents the design and analysis of a dynamically reconfigurable field programmable gate array (FPGA) that consists of three physical layers: routing and logic block layer, routing layer, and memory layer. The architecture was developed using a methodology that examines different architectural parameters and how they affect different performance criteria such as speed, area, and reconfiguration time. The resulting architecture has high performance while the requirement of balancing the areas of its constituent layers is satisfied.
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on (Volume:9 , Issue: 1 )
Date of Publication: Feb. 2001