Skip to Main Content
The design of an asynchronous sample-rate converter for digital audio applications is presented. Input and output sample rates are sensed automatically. The converter can be slaved to both input and output sample clocks that need not be synchronous to the chip's master clock. Sample rate ratio changes of up to 2:1 in either direction can be accommodated. Measured output SNR while driven by a 10 kHz 20-bit sine wave is 102 dB. This 200 K transistor chip is fabricated using a 0.8 /spl mu/m CMOS technology. Power dissipation is 150 mW at 16 MHz.