By Topic

Regular VLSI architectures for multiplication modulo (2n+1)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Curiger, A.V. ; Swiss Federal Inst. of Technol., Zurich, Switzerland ; Bonnenberg, H. ; Kaeslin, H.

The authors describe VLSI architectures for multiplication modulo p, where p is a Fermat prime. With increasing p , ROM-based table lookup methods become unattractive for integration due to excessive memory requirements. Three novel methods are discussed and compared to ROM implementations with regard to their speed and complexity characteristics. The first method is based on an ( n+1)×(n+1)-bit array multiplier, the second on modulo p carry-save addition, and the third on modulo (p -1) carry-save addition using a bit-pair recoding scheme. All allow very high throughputs in pipelined implementations. While the former is very convenient for CAD (computer-aided design) environments providing a pipelined multiplier macrocell, the latter two are well-suited to full-custom implementation

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:26 ,  Issue: 7 )