By Topic

Reduced-complexity design for triple-tunable frequency synthesiser

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Heung-Gyoon Ryu ; Dept. of Electron. Eng., Chung-Buk Nat. Univ., Cheongju, South Korea ; Yun-Young Kim ; Hyeong-Man Yu

A new design method for a triple-tunable type DDFS-driven PLL frequency synthesiser is presented. Since only a phase accumulator is used in the DDFS (direct digital frequency synthesiser), the other parts of the DDFS such as ROM and a D/A converter can be excluded using the proposed method. Therefore, performance improvements are achieved such as circuit simplicity, reduced power consumption and switching time. In addition, the output of the designed DDFS is processed to provide a jitter-free input reference to the PLL. Simulation results show the validity and performance improvements of the proposed system, compared with the conventional system

Published in:

Electronics Letters  (Volume:37 ,  Issue: 8 )