By Topic

SINIS process development for integrated circuits with characteristic voltages exceeding 250 μV

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Balashov, D. ; Phys. Tech. Bundesanstalt, Braunschweig, Germany ; Khabipov, M. ; Buchholz, F.-I. ; Niemeyer, J.

At PTB, the fabrication process in Nb-Al/AlxOy /Al/AlxOy/Al-Nb SINIS multilayer technology has been improved to raise the characteristic voltage of SINIS two-tunnel Josephson junctions up to VC=ICRn =245 μV. The process has been realized in LTS implementation. Various sets of the test wafers and wafers containing dc/SFQ and SFQ/dc converters, Josephson transmission lines, and T-flipflop circuits were fabricated and measured. The critical current densities of the junctions have been varied in the range from 70 A/cm2 to 2.2 kA/cm2 with corresponding characteristic voltages of VC =55 μV and 245 μV at the temperature of 4.2 K. The junctions show nearly hysteresis-free behaviour (less than 15%), the intra-wafer parameter spread is smaller than ±10%. RSFQ circuits have been realized with operation margins of the bias currents larger than ±20%

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:11 ,  Issue: 1 )