By Topic

A high density 4 kA/cm2 Nb integrated circuit process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Kerber, G.L. ; Electron. & Technol. Div., TRW Inc., Redondo Beach, CA, USA ; Abelson, L.A. ; Leung, M.L. ; Herr, Q.P.
more authors

We have developed an improved 4 kA/cm2 process technology that allows a significant increase in circuit speed and density. Improved photoresist and dry etch processes have reduced critical dimension (CD) variation and improved CD linearity to below 1 μm. These improvements have enabled a substantial reduction in feature size and full utilization of existing photolithography and etch tools. We have demonstrated mire pitch of 2.0 μm with less than 0.1 μm CD loss. Minimum junction diameter and contact are 1.75 μm and 1.0 μm, respectively. Junctions, fabricated using a new barrier oxidation method with improved pressure control, have excellent I-V characteristics and array Ic nonuniformity less than 1.6% (1σ). We have demonstrated a 200 GHz, 12-stage divider circuit that is the fastest complex digital superconductor integrated circuit fabricated to date. With the present process tools, defects are the limiting factor to further increases in circuit density and yield. In this paper, we discuss process improvements, electrical performance, defect reduction, and circuit performance

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:11 ,  Issue: 1 )