Cart (Loading....) | Create Account
Close category search window
 

A heuristic standard cell placement algorithm using constrained multistage graph model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hwan Gue Cho ; Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea ; Kyung, C.M.

A fast heuristic algorithm is presented for the constructive placement of standard cells based on the so-called constrained multistage graph (CMSG) model, which has a linear time complexity in the number of cells. The first step of this algorithm performs the row assignment of each cell by converting the circuit connectivity into the CMSG, where each stage of the CMSG corresponds to a cell-row in the final layout. In the second step, called the line sweep method, the position of each cell within the row is determined one by one so that the local channel density is minimized. Experimental results on benchmark circuits show that the proposed algorithm yields very competitive results in terms of the number of feedthrough cells and channel density, which was verified by the comparison of the proposed algorithm with the simulated annealing (SA) and other iterative methods such as pairwise interchange, or generalized force-directed relaxation. A theoretical time complexity analysis performed show that the complexity of the proposed algorithm is O(n), where n denotes the number of cells. This result is substantiated with experimental results

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:7 ,  Issue: 11 )

Date of Publication:

Nov 1988

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.