By Topic

Cache design and exploration for low power embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chakrabarti, C. ; Dept. of Electr. Eng., Arizona State Univ., Tempe, AZ, USA

This paper summarizes our work on memory design and exploration for low power data-dominated embedded systems. The memory sub-system consists of an instruction cache and a data cache on-chip, and a large memory off-chip. Our procedure consists of: reducing the power consumption due to memory traffic by applying memory-optimizing loop transformations; and using a memory exploration procedure to choose a cache configuration (cache size and line size) that satisfies the system requirements of area, number of cycles and energy consumption. The memory exploration procedure is very efficient since it exploits the trends in the cycles and energy characteristics to reduce the search space significantly

Published in:

Performance, Computing, and Communications, 2001. IEEE International Conference on.

Date of Conference:

Apr 2001