By Topic

Semiparallel rank order filtering in analog VLSI

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Boon Poh Tan ; Sch. of Electr. Eng., Washington Univ., Seattle, WA, USA ; Wilson, D.M.

This paper demonstrates two related techniques for spatially encoding rank in an unlimited array of analog inputs. During a particular read cycle, a single output of the array is low, indicating that the corresponding input holds the rank related to the current read cycle. Ranks are computed in succession, in decreasing order, and may not be skipped in the rank filtering process. Since a single rank is computed in parallel among all input elements, but different ranks can only be computed in different read cycles across time, we call these rank order filtering techniques semi-parallel, indicating their dual massively parallel and sequential operation. The two analog VLSI implementations we present here offer the low power (2.5 μW) and compact (19 and 21 small transistors) advantages of analog VLSI while providing sufficient resolution (5 mV) and speed (100 ranks per second) to be used at frame rates greater than 30 frames per second in arrays where up to 20 inputs are desired

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:48 ,  Issue: 2 )