By Topic

Offset-compensated switched-capacitor delay circuit that is insensitive to stray capacitance and to capacitor mismatch

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dabrowski, A. ; Tech. Univ., Poznan, Poland ; Menzi, U. ; Moschytz, G.S.

A switched-capacitor delay circuit that is offset-compensated and insensitive to stray capacitance and to capacitor mismatch is proposed. It uses a four-phase clock and contains a single operational amplifier, two capacitors and seven switches. A delay line composed of such building blocks requires only two operational amplifiers per three delay sections and two clock phases per sample.

Published in:

Electronics Letters  (Volume:25 ,  Issue: 10 )