By Topic

Software phase-locked loop applied to dynamic voltage restorer (DVR)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Changjiang Zhan ; Dept. of Electr. Eng. & Electron., Univ. of Manchester Inst. of Sci. & Technol., UK ; Fitzer, C. ; Ramachandaramurthy, V.K. ; Arulampalam, A.
more authors

In this paper, the analytical and practical design issues of a software phase-locked loop (SPLL) for DVR are presented. A SPLL model that uses a lag/lead loop controller, is derived in order to analyse the system performance and filtering characteristic by the use of bode diagrams and root-locus methods. In DVR applications, parameters of the design of the SPLL controller are not only dependent on the steady state and dynamic state, but also on practical conditions such as utility unbalance, voltage sag/swell magnitude, voltage harmonics, phase jumps and frequency variations. Therefore, the practical aspect of the SPLL implementation has also been discussed. Experimental results demonstrate its phase tracking capability

Published in:

Power Engineering Society Winter Meeting, 2001. IEEE  (Volume:3 )

Date of Conference:

2001