On routing structure for the hybrid field programmable architecture

In this paper, we investigate the routing architecture for an FPGA with hybrid clusters comprising both look-up tables (LUTs) and PLA-like blocks. We discuss the CAD flow that is used to place and route a number of MCNC benchmark circuits. Our experimental results show the optimized values for cluster-level parameters as well as the best cluster size in terms of area and performance.