By Topic

A 10-bit, 20 Ms/s, 22 mW folding and interpolating CMOS ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nabavi, A.R. ; Dept. of Electr. Eng., Tarbiat Modares Univ., Tehran, Iran ; Dabbagh, K.

This paper presents a 10 bit, low-power, 3.3 V folding and interpolating analog-to-digital converter (ADC). In this ADC, folder blocks with high folding factor are designed using a low-power, 3.3 V four-level folder to achieve the desired resolution. Also, the interpolation circuit and the current comparator are optimized for high accuracy and low-power consumption. The ADC is implemented in a 1.2 μm CMOS technology, and measures 1.7 mm×1 mm (without pads). The results of HSPICE simulation with the level-39 MOSFET model illustrate a conversion rate of 20 Ms/s for a 2 MHz input signal, and a power dissipation of 22 mW from a single 3.3 V supply

Published in:

Microelectronics, 2000. ICM 2000. Proceedings of the 12th International Conference on

Date of Conference: