By Topic

Low power VLSI CMOS circuit design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Elmasry, M.I. ; Waterloo Univ., Ont., Canada

Summary form only given. The scaling of the CMOS channel length to below 0.5 μm and increase of the chip density to the ULSI range have placed power dissipation on an equal footing with performance as a figure of merit in digital circuit design. Portability and reliability have also played a major role in the emergence of low-power, low-voltage, digital circuit designs. The need to extend the battery life, to have inexpensive packaging and cooling systems, and to reduce the weight and size of the equipment were the driving forces in this regard. Reducing the power dissipation of arithmetic operations while keeping the performance unaffected, is indispensable for digital signal processing (DSP), reduced instruction set computers (RISCs), microprocessors, etc. In this presentation, several novel high performance digital circuit designs that emphasize low-power and low-voltage operation are introduced. These circuits utilize a wide range of techniques that are used in state-of-the-art VLSI systems and hence serve as good examples for low-power design. In addition, important features of submicron VLSI technologies that support low-power operation of digital systems are discussed

Published in:

Microelectronics, 2000. ICM 2000. Proceedings of the 12th International Conference on

Date of Conference: