By Topic

Improved three-step de-embedding method to accurately account for the influence of pad parasitics in silicon on-wafer RF test-structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

In order to model the RF behavior of a device-under-test (DUT), e.g., active and passive devices, dedicated on-wafer test-structures are required. However, parasitic components in the test-structure stemming from the contact pads, the metal interconnections and the silicon substrate, largely influence the RF behavior of the actual DUT. They need to be subtracted from the measurement results if one wants to model the RF behavior of the actual DUT accurately. This subtraction procedure is referred to as de-embedding. In this paper, we propose an improved three-step de-embedding method to subtract the influence of parasitics. The de-embedding method has been applied not only to S-parameter measurement results on MOSFETs but also, for the first time, to large-signal vectorial RF measurements

Published in:

Electron Devices, IEEE Transactions on  (Volume:48 ,  Issue: 4 )