By Topic

Design and performance of the ABCD chip for the binary readout of silicon strip detectors in the ATLAS semiconductor tracker

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

34 Author(s)
Dabrowski, W. ; Fac. of Phys. & Nucl. Tech., UMM, Krakow, Poland ; Anghinolfi, F. ; Buttar, C. ; Cindro, V.
more authors

The ABCD design is a single chip implementation of the binary readout architecture for silicon strip detectors in the ATLAS semiconductor tracker. The prototype chip has been manufactured successfully in the DMILL process. In the paper we present the design of the chip and the measurement results. The basic analogue performance of the ABCD design has been evaluated using a prototype SCT module equipped with the ABCD chips. The digital performance has been evaluated using a general purpose IC tester. The measurements confirmed that all blocks of the ABCD design are fully functional and the chips meet all basic requirements of the SCT. Wafer screening has been performed using a customised wafer tester

Published in:

Nuclear Science, IEEE Transactions on  (Volume:47 ,  Issue: 6 )