By Topic

Dynamic body charge modulation for sense amplifiers in partially depleted SOI technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kuang, J.B. ; IBM Corp., Rochester, MN, USA ; Allen, D.H. ; Ching-Te Chuang

We present a dynamic body charge modulation technique to improve the matching of CMOS device threshold voltage (Vt) characteristics in the partially depleted silicon-on-insulator (SOI) technology. For a latch-type sense amplifier in the SRAM complementary bitline structure, a pair of-charging FETs are employed to bring the bodies of cross-coupled sensing devices to the voltage rail. In doing so, operating history-dependent body potential mismatches are eliminated for every access cycle. Body-contacted FETs are returned to their floating body states when the charging action is completed. This technique achieves repeatable low-Vt and high-performance operation simultaneously. The pulse signal controlling body charging is not constrained by a stringent timing requirement. Therefore, its effectiveness is insensitive to the body contact quality of sensing FETs. This technique demonstrates a significant leverage for high-performance RAM circuits. It also offers the advantages of speed and noise immunity in the low-voltage low-power operating regime

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:36 ,  Issue: 4 )