By Topic

Design and realization of a new chaotic neural encryption/decryption network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Su ; Dept. of Electron. Eng., Nat. Lien-Ho Inst. of Technol., Miaoli, China ; A. Lin ; Jui-Cheng Yen

A new chaotic neural network and its VLSI architecture for digital signal encryption and decryption are proposed in the paper. According to a binary sequence generated from a chaotic system, the biases and weights of neurons are set. The chaotic neural network can be used to encrypt digital signals. The network's features are as follows: (1) high security; (2) no distortion; and (3) suitable for system integration. The MATLAB simulation results are also included for demonstration. In order to implement the system, its VLSI architecture with low hardware complexity and high computing speed is also designed. Its FPGA realization result indicates that the proposed design works correctly and its encryption speed achieves 40 Mbps. It indicates that the integration of the proposed system and MPEG2 for TV distribution, communication, and storage is practicable

Published in:

Circuits and Systems, 2000. IEEE APCCAS 2000. The 2000 IEEE Asia-Pacific Conference on

Date of Conference: