By Topic

Design and implementation of FPGA-based control IC for 3-phase PWM inverter with optimized SVM schemes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sangchai, W. ; Mahanakorn Univ. of Technol., Bangkok, Thailand ; Wiangtong, T. ; Hongyapanun, A. ; Wardkean, P.

This paper presents a novel idea to integrate three PWM schemes based on the Space Vector Modulation (SVM) technique. This includes alternating zero sequence, symmetric sequence and bus clamping strategies all of which are implemented using a single FPGA chip which provides several advantages. A flexible, reliable and very compact system is obviously obtained from this designed chip. Moreover, faster design and verification time, design change without penalty, are additional benefits resulted from FPGA-based IC design. The optimized SVM schemes, frequencies and programmable deadtime that are used to adjust output signals can be set through either 4×4 keypad or microprocessor port

Published in:

Circuits and Systems, 2000. IEEE APCCAS 2000. The 2000 IEEE Asia-Pacific Conference on

Date of Conference: