By Topic

Hardware implementation of packet-fair queuing schedulers in high speed networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Haijun Yang ; Dept. of Electron. Eng. & Inf. Sci., Univ. of Sci. & Technol. of China, Hefei, China ; Dawei Wang ; Peilin Hong ; Jinsheng Li

Recently much research attention has been focused on implementing efficient per-flow scheduling mechanism in next generation ATM switches and routers to support the high speed multiplexing of a large number of flows with diverse traffic parameters and QoS requirements over the same network link. In this paper, we present an efficient FPGA design of packet-fair queuing schedulers based on discrete backlogged rates and packet lengths. According to the results of timing simulation, this design can process IP packets at 1.2 Gb/s which is fully capable of supporting two OC-12 POS media interfaces in high speed routers

Published in:

Circuits and Systems, 2000. IEEE APCCAS 2000. The 2000 IEEE Asia-Pacific Conference on

Date of Conference:

2000