Cart (Loading....) | Create Account
Close category search window
 

Analog circuit for synapse neural networks VLSI implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chible, H. ; Lebanese Univ., Beirut, Lebanon

In this paper the author presents an analog VLSI circuit to implement the synapse operation in artificial neural network systems. This circuit is a two-quadrant (or four-quadrant) analog multiplier. The output of the synapse circuit is in current and it is proportional to the multiplication of two input voltages: the weight voltage and the pattern information input voltage (or the output voltage of the neuron). The main feature of the multiplier is the high value of the weight voltage range, which varies between the ground voltage and the supply voltage [0:Vdd]

Published in:

Electronics, Circuits and Systems, 2000. ICECS 2000. The 7th IEEE International Conference on  (Volume:2 )

Date of Conference:

2000

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.