Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

The implementation of two multiprocessor DSPs: a design methodology case study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Williams, J. ; Lucent Technol., Holmdel, NJ, USA ; O'Neill, J.

The advantage of rapid front-end design of an ASIC (implementation and verification of synthesizable RTL) can be easily lost during the back-end layout of a synthesized standard cell netlist. In deep submicron technologies, wire delay and area become the primary contributors to IC performance, power and area. The inaccuracy of wire modeling often leads to long physical and timing closure periods (achieving a placement which is routable and meets timing requirements) during floorplanning (FP) and place and route (P&R). A programmable DSP with 4 processing elements (PEs) connected to a split transaction bus is reported.

Published in:

Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International

Date of Conference:

7-7 Feb. 2001