By Topic

A probabilistic-physics-of-failure/short-time-test approach to reliability assurance for high-performance chips: models for deep-submicron transistors and optical interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
A. Haggag ; Dept. of Phys., Illinois Univ., Urbana, IL, USA ; W. McMahon ; K. Hess ; K. Cheng
more authors

This paper deviates from strictly empirical chip reliability approaches and uses instead a chip reliability methodology based on probabilistic-physics-of-failure (PPoF) principles. We derive the failure-time distribution of both deep-submicron transistors and optical interconnects owing to the presence of a common defect activation energy distribution. We show how short-time device degradation can be used to extract the tails of the semi-symmetric failure-time distribution (important for long-term reliability qualification). Applying novel reliability qualification rules based on this failure-time distribution, “latent failures” can then be avoided through design changes for reliability

Published in:

Integrated Reliability Workshop Final Report, 2000 IEEE International

Date of Conference:

2000