By Topic

Mapping of mechanical, thermomechanical and wire-bond strain fields in packaged Si integrated circuits using synchrotron white beam X-ray topography

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
P. J. McNally ; Microelectron. Res. Lab., Dublin City Univ., Ireland ; R. Rantamaki ; T. Tuomi ; A. N. Danilewsky
more authors

Thermal processing steps used during the production of packaged integrated circuits can lead to severe thermomechanical stresses. In addition, the process of bonding wires to contact pads can also lead to strain field generation. A feasibility study using the application of white beam synchrotron x-ray topography to packaged erasable programmable read-only memory (EPROM) Si integrated circuits (ICs) has been undertaken in order to produce maps of the strain fields induced by such processing steps. This technique provides depth-resolved mapping with spatial resolutions currently in the region of 5-10 μm throughout the entire mapping volume. Furthermore, the use of different experimental geometries allows the user to nondestructively probe the strain fields present at the wafer surface right through to the back side

Published in:

IEEE Transactions on Components and Packaging Technologies  (Volume:24 ,  Issue: 1 )