By Topic

A 622 Mb/s high-sensitivity monolithic InGaAs-InP pin-FET receiver OEIC employing a cascode preamplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Uchida, N. ; NTT Optelectron. Lab., Kanagawa, Japan ; Akahori, Y. ; Ikeda, M. ; Kohzen, A.
more authors

A long-wavelength monolithically integrated receiver optoelectronic integrated circuit (OEIC) comprising a low input-capacitance cascode transimpedance preamplifier and a p-i-n photodiode has been demonstrated. The OEIC is fabricated using metal-organic vapor phase epitaxy (MOVPE) grown epilayers and the beryllium ion-implantation technique. The receiver exhibits a sensitivity of -34.7 dBm at 622 Mb/s for BER-10/sup -9/. Using a cascode preamplifier reduces an input capacitance to about one-half of that of an inverter type, which results in the use of a larger feedback resistance of 16 k Omega . The combination of low input capacitance and large feedback resistance reduces the noise current of the receiver and results in high sensitivity.<>

Published in:

Photonics Technology Letters, IEEE  (Volume:3 ,  Issue: 6 )