By Topic

Content addressability: an exercise in the semantic matching of hardware and software design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
G. M. Blair ; European Silicon Structures, Bracknell, UK ; P. B. Denyer

This paper considers content addressability and discusses its potential impact on software engineering in the context of its affinity to, and thus efficient implementation of, common abstract data types. More generally, the authors present an approach to language design based on the abstracted characteristics of the implementing hardware. Based on the perceived needs of common data types, a prototype MOS VLSI content addressable memory component is designed together with enhancements leading to large fault-tolerant memory systems. A novel computer architecture is introduced to include this component and to provide an example target machine. The specification of a high level programming language, using a tractable set of extensions to conventional language syntax, then completes the programming environment.

Published in:

IEE Proceedings E - Computers and Digital Techniques  (Volume:136 ,  Issue: 1 )