Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

A low noise on-chip matched MMIC LNA of 0.76 dB noise figure at 5 GHz for high speed wireless LAN applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Choi, B.G. ; Sch. of Eng., Univ. of Inf. & Commun., Taejon, South Korea ; Lee, Y.S. ; Park, C.S. ; Yoon, K.S.

A 2-stage PHEMT MMIC low noise amplifier of very low noise figure as low as 0.76 dB and gain over 16 dB at 5 GHz has been implemented using a minimum input matching network. The input network of the first stage was designed employing a small inductance of 0.89 nH to the gate of PHEMT series feedback amplifier whose gate width and series inductance were optimized for a simultaneous noise and VSWR match. We believe that the noise figure of 0.76 dB with 3 V operation in this work is the best result ever reported to date from MMIC LNAs around this frequency range, and is attributed to the minimized input matching network to the low noise PHEMT.

Published in:

GaAs IC Symposium, 2000. 22nd Annual

Date of Conference:

5-8 Nov. 2000