By Topic

Yield management methodology for SoC vertical yield ramp

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
K. Miyamoto ; Syst. LSI Div., Toshiba Corp., Yokohama, Japan ; K. Inoue ; I. Tamura ; N. Kondo
more authors

This paper proposes a new yield management method for the SoC (System on a Chip) VYR (vertical yield ramp). In this method, test structures and analysis methods are adjusted to quantitatively analyze and optimize failure modes for improved yield. To verify the new methodology, two types of test chips were designed to monitor and distinguish the various failure modes affecting typical LSI product chips. It is concluded that the new methodology can diagnose and improve these several failure modes simultaneously to achieve the SoC VYR.

Published in:

Electron Devices Meeting, 2000. IEDM '00. Technical Digest. International

Date of Conference:

10-13 Dec. 2000