Referenced Items are not available for this document.
This paper describes C++ class library and bit-serial datapath synthesis algorithm designed to support variable-precision computation on reconfigurable hardware in adaptive computing systems (ACSs). The enhanced synthesis system compiles C++ design entries into smaller datapath circuits with the shorter latencies compared to the fixed-precision bit-serial circuits
Published in:
Field-Programmable Custom Computing Machines, 2000 IEEE Symposium on
Date of Conference: 2000
- Page(s):
- 339 - 340
- Meeting Date :
- 17 Apr 2000-19 Apr 2000
- Print ISBN:
- 0-7695-0871-5
- INSPEC Accession Number:
- 6853701
- Conference Location :
- Napa Valley, CA
- Digital Object Identifier :
- 10.1109/FPGA.2000.903444
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
