Referenced Items are not available for this document.
An adaptive amplification operation has been designed and tested in configurable hardware for a computationally intensive object recognition system. This configurable system provides over forty-one times the throughput of an industry-standard embedded processor by exploiting the bandwidth of internal block memories and parallelism within the algorithm. Operating at less than one half the power of the programmable processor, the configurable approach performs the computation with 90 times less energy. The improvements in both performance and power are obtained by customizing the datapath, memory interfaces, and control to the amplification algorithm
Published in:
Field-Programmable Custom Computing Machines, 2000 IEEE Symposium on
Date of Conference: 2000
- Page(s):
- 267 - 275
- Meeting Date :
- 17 Apr 2000-19 Apr 2000
- Print ISBN:
- 0-7695-0871-5
- INSPEC Accession Number:
- 6853673
- Conference Location :
- Napa Valley, CA
- Digital Object Identifier :
- 10.1109/FPGA.2000.903414
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
