Scheduled System Maintenance:
On April 27th, single article purchases and IEEE account management will be unavailable from 2:00 PM - 4:00 PM ET (18:00 - 20:00 UTC).
We apologize for the inconvenience.
By Topic

Partitioning methodology for dynamically reconfigurable embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Harkin, J. ; Fac. of Eng., Ulster Univ., Derry, UK ; McGinnity, T.M. ; Maguire, L.P.

Hardware-software partitioning is a crucial step in the design of embedded reconfigurable systems. Typically the objective is to optimise the speed performance of the application while minimising cost. Recently, FPGAs are being employed in embedded systems to increase the computational power of the system by customising the reconfigurable platform to the hardware partition's requirements. A new method for hardware-software partitioning is presented, which considers partitioning applications within resource-limited embedded systems that utilise the runtime reconfiguration capabilities of FPGAs. The partitioning approach is demonstrated using example speech and image processing applications

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:147 ,  Issue: 6 )