By Topic

A new compact neuron-bipolar junction transistor (νBJT) cellular neural network (CNN) structure with programmable large neighborhood symmetric templates for image processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chung-Yu Wu ; Inst. of Electron., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Wen-Cheng Yen

Based on the basic device physics of the neuron-bipolar junction transistor (νBJT), a new compact cellular neural network (CNN) structure called the νBJT CNN is proposed and analyzed. In the νBJT CNN, both νBJT and lambda bipolar transistor realized by parasitic p-n-p BJTs in the CMOS process are used to implement the neuron whereas the coupling MOS resistors are used to realize the symmetric synapse weights among various neurons. Thus it has the advantages of small chip area and high integration capability. Moreover, the proposed symmetric νBJT CNN can be easily designed to achieve large neighborhood without extra interconnection. By adding a metal-layer optical window to the νBJT, the νBJT can be served as the phototransistor, and the νBJT CNN can receive optical images as initial state inputs or external inputs. The correct functions of the νBJT CNNs in noise removal, hole filling, and erosion have been successfully verified in HSPICE simulation. An experimental chip containing a 32×32 νBJT CNN and a 16 ×16 νBJT CNN with phototransistor design, has been designed and fabricated in 0.6-μm single-poly triple-metal n-well CMOS technology. The fabricated chips have the cell state transition time of 0.8 μs and the static power consumption of 60 μW/cell. The area density can be as high as 1270 cells/mm2. The measurement results have also confirmed the correct functions of the proposed νBJT CNNs

Published in:

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications  (Volume:48 ,  Issue: 1 )