Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Hierarchical ATPG for analog circuits and systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Soma, M. ; Washington Univ., Seattle, WA, USA ; Sam Huynh ; Jinyan Zhang ; Kim, S.
more authors

Automatic test-pattern generation (ATPG) algorithms for analog circuits have been under intense investigation for the last several years. As system design aggressively moves to system-on-a-chip (SoC) and core-based integration, hierarchical analog ATPG emerges as an even more difficult challenge. Attempts to develop an effective algorithm have had varying degrees of success. This article reviews some fundamental issues and recent work in hierarchical analog ATPG and presents an algorithm based on controllability and observability computation. This algorithm has been implemented in a prototype tool, and results based on several case studies show the application of the technique

Published in:

Design & Test of Computers, IEEE  (Volume:18 ,  Issue: 1 )