By Topic

On the temperature dependence of hysteresis effect in floating-body partially depleted SOI CMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
R. Puri ; IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA ; C. T. Chuang ; M. B. Ketchen ; M. M. Pelella
more authors

This paper presents a detailed study on the temperature dependence of the hysteresis effect in static CMOS circuits and pass-transistor-based circuits with floating-body partially depleted (PD) silicon-on-insulator (SOI) CMOS devices. Basic physical mechanisms underlying the temperature dependence of hysteretic delay variations are examined. It is shown that, depending on the initial state of the circuit, the initial circuit delays have distinct temperature dependence. For steady-state circuit delays, the temperature dependence is dictated solely by the various charge injection/removing mechanisms into/from the body. The use of the cross-coupled dual-rail configuration in pass-transistor-based circuits is shown to be effective in compensating and reducing the disparity in the temperature dependence of the delays

Published in:

IEEE Journal of Solid-State Circuits  (Volume:36 ,  Issue: 2 )