By Topic

Experimental determination of the maximum post-process annealing temperature for standard CMOS wafers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sedky, S. ; Fac. of Eng., Cairo Univ., Giza, Egypt ; Witvrouw, A. ; Bender, Hugo ; Baert, K.

This paper reports on the experimental determination of the maximum post-process annealing temperature for standard 0.35 μm CMOS wafers with aluminum based interconnections and tungsten plugs, without introducing significant modifications to their standard characteristics. The impact of increasing the post-processing temperature from 475°C to 575°C, for periods varying between 30 and 90 min, on both the front and back end is analyzed. 0.35 μm CMOS technologies with different Al alloys, Al-1wt%Si-0.5wt%Cu (AlSiCu) or Al-0.5wt%Cu (AlCu), and different back end structures are considered. It is illustrated that the maximum annealing temperature is a function of the structure and composition of the interconnection layers and their maximum allowable resistance increase. It is also demonstrated that the transistor characteristics, the silicide quality and the leakage currents are as good as unaffected by annealing for 90 min at temperatures up to 525°C

Published in:

Electron Devices, IEEE Transactions on  (Volume:48 ,  Issue: 2 )