By Topic

Synthesizing a long latency unit within VLIW processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Gupta, R.L. ; Alliance Semicond., Bangalore, India ; Kumar, A. ; van der Werf, A. ; Busa, G.N.

With increasing high performance requirements, VLIW processors are becoming more and more popular. To go beyond the performance achievable by the use of a VLIW architecture, specialized functional units can be added to the processor. However, no single tool provides the capability of synthesizing such a processor. This paper shows a method to embed a long latency unit within a VLIW processor datapath using some available tools. Phideo, an architectural synthesis tool is used to synthesize a special high throughput unit. The high level synthesis tool, Mistral2, is used to generate the VLIW processor datapath and to compile microcode for it. The Phideo synthesized unit is interfaced as a functional unit in the Mistral2 datapath and Mistral2 scheduling is made compatible with the Phideo schedule. The motion estimation algorithm for MPEG-2 standard has been chosen as a case study to prove the methodology

Published in:

VLSI Design, 2001. Fourteenth International Conference on

Date of Conference:

2001