By Topic

Hierarchical cellular automata as an on-chip test pattern generator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Sikdar, B.K. ; Dept. of Comput. Sci. & Technol., Bengal Eng. Coll., Howrah, India ; Majumder, P. ; Mukherjee, M. ; Ganguly, N.
more authors

The paper introduces a new concept of hierarchical cellular automata (HCA) employed in the design of on-chip hierarchical test pattern generator (TPG). The theory of HCA is developed over the Galois extension field GF(2p,q,r,...), where each cell can store a symbol in the extension field GF(2p,q,r,...). In designing the TPG based on the hierarchical structure of GF(2p,q,r,...) CA, we exploit the hierarchical structure of the circuit under test (CUT). A methodology to tune the extension field parameters p, q, r,..., has been proposed in the design of CATPG (CA based Test Pattern Generator). Availability of hierarchical description of the CUT leads to a better tuning of CATPG, which results in maximal fault coverage in a given CUT. The experimental results clearly establish the fact that-higher fault coverage is achieved with the hierarchical CA based TPG than that could be achieved with other structures, such as LFSR, phase-shift LFSR, GLFSR or GF(2) CA based TPGs

Published in:

VLSI Design, 2001. Fourteenth International Conference on

Date of Conference: