By Topic

SmartBitTM: bitmap to defect correlation software for yield improvement

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Merino, M.A. ; Lucent Technol., Madrid, Spain ; Cruceta, S. ; Garcia, A. ; Recio, M.

The need of higher yields on the wafer-manufacturing environment is pushing the yield analysts to develop new techniques and tools for yield improvement. With this scope, we present SmartBitTM, a software tool that provides detailed information about yield limiters by correlating bitmap to in-line defect data in an automatic mode, expediting the yield learning task. Based on the spatial correlation of bitmap data and the information of defects coming from the in-line inspections, SmartBitTM provides a pareto where yield loss sources are separated and weighted by impact. SmartBitTM also offers detailed information about the killer defects (defect class, origin, size, kill ratio and more) into a set of reports specially designed to obtain an overall view about the main problems affecting the fab yield. This is the key to fast and efficient yield learning. These reports are generated automatically using data from the full production of memory-products enhancing the reliability and completeness of the analysis

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 2000 IEEE/SEMI

Date of Conference:

2000